Abstract
This paper deals with the hardware implementation of soft decision decoding (SDD) of Reed-Solomon (RS) codes. An efficient algorithm for hardware implementation of generalized minimum distance (GMD) decoding of RS codes is presented and employed in the design of a pilot RS(63,42) codec on FPGAs
Information
Library
Statistics