



University of HUDDERSFIELD

University of Huddersfield Repository

Yang, Dingxin, Gu, Fengshou, Feng, Guojing, Yang, Yongmin and Ball, Andrew

Achieving high bit rate logical stochastic resonance in a bistable system by adjusting parameters

Original Citation

Yang, Dingxin, Gu, Fengshou, Feng, Guojing, Yang, Yongmin and Ball, Andrew (2015) Achieving high bit rate logical stochastic resonance in a bistable system by adjusting parameters. *Chinese Physics B*, 24 (11). p. 110502. ISSN 1674-1056

This version is available at <http://eprints.hud.ac.uk/id/eprint/26217/>

The University Repository is a digital collection of the research output of the University, available on Open Access. Copyright and Moral Rights for the items on this site are retained by the individual author and/or other copyright owners. Users may access full items free of charge; copies of full text items generally can be reproduced, displayed or performed and given to third parties in any format or medium for personal research or study, educational or not-for-profit purposes without prior permission or charge, provided:

- The authors, title and full bibliographic details is credited in any copy;
- A hyperlink and/or URL is included for the original metadata page; and
- The content is not changed in any way.

For more information, including our policy and submission procedure, please contact the Repository Team at: E.mailbox@hud.ac.uk.

<http://eprints.hud.ac.uk/>

Achieving high bit rate logical stochastic resonance in a bistable system by adjusting parameters*

Dingxin Yang ^{a)†}, Fengsou Gu ^{b)}, Guojing Feng ^{b)},

Yongmin Yang ^{a)}, and Andrew Ball ^{b)}

^{a)} *College of Mechatronics Engineering and Automation, National University of Defense Technology, Changsha 410073, China*

^{b)} *Centre for Efficiency and Performance Engineering, University of Huddersfield, Huddersfield, HD1 3DH, UK*

(Received 2 June 2015 ; revised manuscript received 24 July 2015)

The phenomenon of logical stochastic resonance (LSR) in a nonlinear bistable system is demonstrated by numerical simulations and experiments. However, the bit rates of the logical signals are relatively low and not suitable for practical applications. First, we examine the responses of the bistable system with fixed parameters to different bit rate logic input signals, showing that an arbitrary high bit rate LSR in a bistable system cannot be achieved. Then, a normalized transform of the LSR bistable system is introduced through a kind of variable substitution. Based on the transform, it is found that LSR for arbitrary high bit rate logic signals in a bistable system can be achieved by adjusting the parameters of the system, setting bias value and amplifying the amplitudes of logic input signals and noise properly. Finally, the desired OR and AND logic outputs to a high bit rate logic inputs in a bistable system are obtained by numerical simulations. The study might provide higher feasibility of LSR in practical engineering applications.

Keywords: logical stochastic resonance, high bit rate, logic gate

PACS: 05.40.-a, 02.50.-r

*Project supported by the National Natural Science Foundation of China (Grant No. 51379526).

†Corresponding author. E-mail: yangdingxincn@163.com

1. Introduction

Stochastic resonance (SR) has continuously attracted considerable attention from various fields. [1-3] As an extension of SR, logical stochastic resonance (LSR) refers to the phenomenon that when a nonlinear system is driven by two square waves as inputs, it consistently yields a logical combination of the two input signals in accordance with the truth tables of fundamental logic operations under moderate noise.^[4] The outstanding characteristic of LSR is the capability for the nonlinear logic device to work in an optimal range of environmental noise. As is well known, logical computation devices continue to shrink in size and increase in speed, so it is inevitable that fundamental intrinsic thermal noise which cannot be suppressed or eliminated will be encountered.^[5] Hence using the interplay between noise and nonlinearity constructively to enhance the reliability of logic operations is a subject of great importance. And LSR presents a practical and reasonable answer for this subject.

LSR has been found to occur in a wide variety of nonlinear systems including electrical systems,^[5-7] optical systems^[8,9] mechanical,^[10] chemical^[11] and biological systems.^[12,13] Theoretical studies have been carried out for investigating the effects of different classes of noises like non-Gaussian noise^[14], colored noise^[15], and 1/f noise^[16] on LSR in nonlinear systems. Besides OR and AND logic operation, XOR logic, which forms the basis of ubiquitous bit-by-bit addition, has also been implemented by manipulating the potential well of the nonlinear system.^[17] During LSR researches, the bistable nonlinear system is a type of widely exploited nonlinear system. The characteristics of LSR in a bistable system with quartic potential have been investigated by numerical and circuit analog simulations.^[7,15,18-20] A kind of parameter-induced LSR in a bistable system has also been proposed to obtain high robust logic operation in a relatively wide range of noise intensity.^[21]

It should be pointed out that during these numerical simulations of LSR in bistable systems, the bit rates of the logical signals are relatively low. The duration of each logic bit lasts from 625 s to 5000 s.^[4,7,15,16,18-22] While the magnitude of bit rates for practical logical signals could be in kilobits per second (Kbps) or in million bits per second (Mbps). What is the influence of logic bit rate on the performance of LSR in a bistable system? Is the bistable system with fixed parameters suitable for arbitrary high bit rate

LSR? Can fast logical computation under moderate noise take advantage of LSR? All of these important points are not revealed in the literature.

In the paper, we demonstrate that arbitrary high bit rate LSR can be achieved in a bistable system just by adjusting the parameters of the system and input signals properly. First, we describe the model of LSR in a bistable system and examine the effects of bit rates of logical signals on the performance of LSR while keeping the parameters of the bistable system unchanged. Then we present a kind of normalized transform of the bistable system and parameter adjusting method to achieve high bit rate LSR. Finally, numerical simulations are carried out to show that the bistable system with quartic potential is suitable for arbitrary high bit rate logic operation, as long as the system parameters and the amplitudes of input noisy logical signals are adjusted according to the normalized transform rule.

2. Model of LSR in a bistable system

Here a representative nonlinear bistable system with quartic potential function is used to demonstrate the LSR. The nonlinear bistable system is considered as follows:

$$\begin{aligned}\frac{dx}{dt} &= -U'(x) + I(t) + e + n(t) \\ I(t) &= I_1(t) + I_2(t)\end{aligned}\tag{1}$$

where $U(x)$ is the quartic potential function which can be expressed as

$$U(x) = -\frac{a}{2}x^2 + \frac{b}{4}x^4, \quad a > 0, b > 0 .\tag{2}$$

The potential function has two potential well minima at $x = \pm\sqrt{a/b}$ and the potential barrier height is $\Delta U = a^2/4b$. Thus, parameters a and b control the shape of the potential well and the height of the potential barrier.

In Eq. (1), $I(t)$ is the input signal which is the sum of two square pulses $I_1(t)$ and $I_2(t)$ encoding the two logic inputs (L_1, L_2) respectively, e is the bias causing asymmetries of the two potential wells, x is the output signal of bistable system, $n(t)$ is an additive zero-mean Gaussian noise with variance $2D$, satisfying $\langle n(t) \rangle = 0$, $\langle n(t)n(0) \rangle = 2D\delta(t)$, where D is the noise strength, $\delta(t)$ is the Dirac function. The noise can be denoted as $n(t) = \sqrt{2D}\xi(t)$, and $\xi(t)$ is white noise with zero mean and unit variance.

The logical input--output association is obtained by encoding logic inputs (L_1, L_2) in squares waves $I_1(t)$ and $I_2(t)$. For example, we can set the two inputs $I_1(t)$ and $I_2(t)$ to value -0.3 when the logic input is 0, and value 0.3 when logic input is 1. The logic inputs being 0 or 1, produce four sets of distinct logic inputs (L_1, L_2) : (0,0), (0,1), (1,0), and (1,1). Since the logic input sets (0,1) and (1,0) yield the same $I(t)$ value, the four different input sets can be encoded into three different values of $I(t)$. Thus, the input signal $I(t)$ is a three-level aperiodic wave form. The output $x(t)$ of the bistable system can be decoded into logic output. For a given logic input set (L_1, L_2) , a logic output mapping from the output of the nonlinear bistable system can be checked based on the truth table of the basic logic operations shown in Table 1.

Table 1. Relationship between two logic inputs and the logic output of the four fundamental AND, NAND, OR, and NOR gates.

Input set (L_1, L_2)	OR	NOR	AND	NAND
(0,0)	0	1	0	1
(0,1)/(1,0)	1	0	0	1
(1,1)	1	0	1	0

It has been demonstrated that, with an appropriate choice of parameters for the potential energy well and with the noise intensity in a certain range, this bistable system behaves like a robust logic gate. That is, under different sets of logic inputs the system yields correct logic outputs. ^[15,18,19] The type of basic logic operations such as OR, AND, NOR and NAND are determined by the bias parameter e and the definitions of the system outputs, and it is easy to change from one logic operation to another logic operation flexibly by setting bias parameter e and defining the system outputs appropriately.

However, the bit rates of the logic signals adopted in the above literature for numerical simulation are very slow. And the influences of the different bit rates on the performance of LSR exhibited in the bistable system are not studied. In the following, we choose several logic signals with different bit rates and carry out numerical simulation to ascertain whether the nonlinear bistable system with fixed parameters would still yield the desired LSR phenomenon consistently.

In numerical simulation, Eq. (1) is integrated using the Runge-Kutta method. Figure 1 shows the reliable OR operation with logic bit duration T_0 of 1000 s, which denotes relatively slow bit rate of logic input. $I_1(t)$ and $I_2(t)$ take value -0.3 when logic input is 0 and value 0.3 when logic input is 1. The dashed red line on the bottom line indicates the expected OR logic output (with output $x > 0$ being logic output 1, and $x < 0$ being logic output 0)




Fig. 1. (color online) From top to bottom: panels show stream of $I_1(t)$, $I_2(t)$, the mixed signal of $I(t)$ and noise with $D=0.18$, output $x(t)$ of the bistable system with $a=1$, $b=1$ and bias value $e=0.4$.

It is observed that the desired OR logic output for slow bit rate logic inputs is obtained. It is due to the cooperation of aperiodic square waves, noise and asymmetry of the potential wells. When we change the bit rates of the logic input signals with keeping the bistable system parameters, bias value, amplitudes of the logical signals and noise strength unchanged ($a=1$, $b=1$, $e=0.4$, $D=0.18$). The output responses of the bistable system described by Eq. (1) under different bit rate logic input signals are displayed in Fig. 2.

In Fig. 2(a), when the logic bit rate decreases and the corresponding bit duration increases to 10^4 s, the desired OR logic gate output can still be obtained. When the logic bit rate increases gradually, the response of the bistable system deviates from the desired output more and more severely as shown from Fig. 2(b) to Fig. 2(e). And it is impossible to recover the desired OR logic output from the response of the bistable system. This means that a bistable system with small fixed parameters like $a=1$, $b=1$ is

not suitable to achieving the LSR for high bit rate logic input signal even if the bit duration is only 10 s.




Fig. 2. (color online) Values of output $x(t)$ under different bit rates of logic input signals. The durations of each bit denoted as T_0 for the input logic signals are respectively (a) $T_0=10^4$ s, (b) $T_0=500$ s, (c) $T_0=100$ s, (d) $T_0=10$ s and (e) $T_0=1$ s.

So a further research is needed to ascertain the possibility of achieving the high bit rate LSR in a bistable system by adjusting the parameters. After analyzing the characteristics of the bistable system described by Eq. (1), we find a method to solve the problem. And the research is based on the normalized transform of the bistable system.

3. Normalized transform of LSR bistable system

The normalized transform of a bistable system is related to SR with large parameters, which we have proposed in the analysis of stochastic resonance of periodic signal with large parameters.^[23] Fortunately, it is found that the normalized transform of a bistable system can be applied to LSR with high bit rate logic input signals if we take account of the bias value of the bistable system. Equation (1) can be normalized by making variable changes as follows.

$$y = x\sqrt{\frac{b}{a}}, \quad \tau = at. \quad (3)$$

Substituting Eq. (3) into Eq. (1) yields

$$\frac{dy}{d\tau} = y - y^3 + \sqrt{\frac{b}{a^3}} \left[I\left(\frac{\tau}{a}\right) + e + n\left(\frac{\tau}{a}\right) \right], \quad (4)$$

where $n\left(\frac{\tau}{a}\right)$ is a times stretch of $n(\tau)$ in time domain, which is equivalent to a times compression of $n(\tau)$ in frequency domain. Because the power spectrum density of Gaussian white noise holds constant throughout the whole frequency domain, there is $n\left(\frac{\tau}{a}\right) = \sqrt{2D} \xi(\tau)$, in which $\xi(\tau)$ is zero mean Gaussian white noise with unit variance.

Then Eq. (4) has a form as follows:

$$\frac{dy}{d\tau} = y - y^3 + \sqrt{\frac{b}{a^3}} \left[I\left(\frac{\tau}{a}\right) + e + \sqrt{2D} \xi(\tau) \right]. \quad (5)$$

Note that Eqs. (1) and (5) are equivalent. Equation (5) is suitable for low bit rate logic input signals to achieve LSR, thus $I(\tau/a)$ should be the sum of low bit rate logical signals. When $a > 1$, the bit rate of $I(t)$ is a times that of $I(\tau/a)$. Therefore, to deal with the high bit rate logical signal $I(t)$, a large value of parameter a should be chosen to satisfy that $I(\tau/a)$ is within a low bit rate range suitable for LSR. And the amplitudes of $I(t)$, value of bias e and noise should be all magnified $\sqrt{a^3/b}$ times. Substituting their values into Eq. (5) yields

$$\frac{dy}{d\tau} = y - y^3 + I\left(\frac{\tau}{a}\right) + e + \sqrt{2D} \xi(\tau). \quad (6)$$

Hence, if the bistable system described by Eq. (6) with using $I(\tau/a)$, e , and $\sqrt{2D} \xi(\tau)$ as inputs can achieve LSR, then the bistable system described by Eq.(1) with using high bit rate logical signals $\sqrt{a^3/b} I(t)$, $\sqrt{a^3/b} e$, and $\sqrt{a^3/b} \sqrt{2D} \xi(t)$ as inputs can also achieve LSR. That means that the high bit rate logical signal $\sqrt{a^3/b} I(t)$ should be reduced to $\sqrt{b/a^3}$ fold in amplitude and then be stretched 10 times in time domain. Thus it will be transformed into a low bit rate logical signal $I(\tau/a)$. This provides an approach to achieving LSR for arbitrary high bit rate logic signals in a bistable system.

4. High bit rate LSR simulation in a bistable system

It has been shown that desired OR logic output can be obtained from the response of the bistable system with parameters of $a=1$, $b=1$, $e = 0.4$, $D = 0.18$ and $T_0=1000s$. When the bit rate of logical inputs increases the desired output cannot be obtained. Now we carry out numerical simulations by using the same bit rate of logical inputs as shown in Figs. 2(b)-2(e). By adjusting the system parameters and bias value, amplifying the amplitudes of the logic input signals and noise according to the normalized transform, the responses of a bistable system to different bit rate logic inputs are shown in Fig. 3. The dashed red line in each line has the same meaning as that mentioned above, indicating the expected OR logic output.




Fig. 3. (color online) Reliable OR logic responses of a bistable system to logical input signals of different bit rates. From top to bottom, (a) $a=2$, $b=2$, $e=0.8$, $T_0=500s$, (b) $a=10$, $b=10$, $e=4$, $T_0=100s$, (c) $a=100$, $b=100$, $e=40$, $T_0=10s$ and (d) $a=10^3$, $b=10^3$, $e=400$, $T_0=1s$. The amplification factors for logic signals and noise are (a) 2, (b) 10, (c) 100, (d) 10^3 .

Obviously it is observed that each response of the bistable system is in accordance with the dashed red line. So by choosing appropriate parameters of a bistable system, setting the bias value and amplifying the amplitudes of input logical signals and noise, the desired OR logic output can still be obtained for different bit rate logical inputs. Because there are only bit rate differences among all these logical inputs, if the parameters employed in Figs. 3(a)–3(d) are normalized, they will deduce to the same set of parameters as $a=1$, $b=1$, $e = 0.4$, $D = 0.18$, $T_0=1000s$.

During the above numerical simulation, the parameter b is set to be the same value as parameter a , actually, this is not the necessary condition. The value of a must be chosen according to the bit rates of logical input signals based on the normalized transform. While the value of parameter b only affects the selection of bias e and the amplitude amplification factors for logical inputs and noise. So the choice of parameter b can be arbitrary only if the value of bias e and the proper amplification factors for logical inputs and noise are properly set. The responses of a bistable system to logical inputs of bit duration $T_0=10$ s with parameter $a=100$ and different values of parameter b are shown in Fig. 4.




Fig. 4. (color online) The reliable OR logic responses of bistable systems with $a=100$ and different values of b to logical input with the same bit duration $T_0=10$ s. From top to bottom, (a) $b=1$, $e=400$, (b) $b=100$, $e=40$, (c) $b=10^3$, $e=12.649$ and (d) $b=10^4$, $e=4$. The amplification factors for logical input signals and noise are (a) 10^3 , (b) 100 (c) 31.623 (d) 10.

It should be pointed out that in Fig. 4(a), the amplitude of expected OR logic output is amplified by a factor of 10 and in Fig. 4(d) by a factor of 0.1 for the purpose of clear comparison with the response of the bistable system. It is clear that the desired OR logic output can be obtained from the responses of the bistable systems with different values of parameter b even though the amplitudes of the system responses vary largely from one to another. The value of bias e and the amplification factors for logical inputs and noise are adjusted according to the principle of the normalized transform. All these

parameters will be deduced to the same set of parameters as $a=1$, $b=1$, $e = 0.4$, $D = 0.18$, $T_0=1000s$ after the normalization transform.

In previous simulations, OR logic operation was mainly simulated in a bistable system described by Eq. (1) and the value of bias e was positive. It is known that by changing the bias, switching to another logic gate is possible in LSR. In the following it will be shown that no matter how fast the logical signals vary, the output OR logic gate can be easily changed into AND logic gate by changing the sign of bias e . The results are illustrated in Fig. 5. The dashed red line in each line indicates the expected AND logic output.




Fig. 5. (color online) The reliable AND logic responses of bistable systems to logical inputs of different bit rates. From top to bottom, the system parameters and bit rates are (a) $a=10^6$, $b=10^6$, $e=-4\times 10^5$, 1Kbps (b) $a=10^9$, $b=10^9$, $e=-4\times 10^8$, 1Mbps (c) $a=10^{12}$, $b=10^{12}$, $e=-4\times 10^{11}$, 1Gbps. The amplification factors for logical input signals and noise are (a) 10^6 (b) 10^9 (c) 10^{12} .

It can be seen from Fig. 5 that reliable AND logic outputs are obtained with negative bias values. The system parameters and the mixed signal of logical input signal and noise amplification factors are determined according to the normalized transform. It is shown that as the bit rates of the logical signals vary from 1Kbps to 1Gbps, the value of parameter a varies from 10^6 to 10^9 . The other two complementary logic gates, NOR and NAND, can be obtained by inverting the output interpretation of OR and AND logic gates. In fact, the parameter a is of great importance in high bit rate LSR. Namely, the choice of parameter a should satisfy the condition: the bit rate after the normalized transform is within a low bit rate range. This can be interpreted by the Kramers rate of a

bistable system. Equation (1) describes a particle motion in the asymmetric double potential well. According to the theory of adiabatic approximation,^[24] when the bistable system is only subjected to noise force driving, the particle will hop between two potential wells at the Kramers rate r_k given by

$$r_k = \frac{a}{\sqrt{2\pi}} \exp\left(-\frac{\Delta U}{D}\right). \quad (7)$$

The value of r_k depends on system parameters and noise strength. The upper limit of Eq. (7) is $\frac{a}{\sqrt{2\pi}}$ as the noise strength D approaches to infinity. To achieve LSR, the bit rate of logical signals should be under the upper limit. When parameter a takes a value of 1, the upper limit is far less than 1, which determines that the input logical signals should be low bit rate ones.

5. Conclusions

In this paper, the LSR in a nonlinear bistable system to high bit rate logic input signals are investigated. A parameters adjusting method based on normalized transform of a bistable system is put forward to obtain the desired logic output with high bit rate logic inputs. It is shown that the nonlinear bistable system can be used to achieve LSR with high bit rate logic inputs in the presence of moderate noise. Furthermore, the logic response of the system can be easily switched from one logic gate to another by changing the sign of the bias value of the bistable system. It is also validated that there is no logic bit rate limitation with using the bistable system to achieve LSR. Thus the fast and reliable computing device design in engineering can take advantage of LSR exhibited in a nonlinear bistable system with quartic potential function.

References

- [1] Li J H 2014 *Chin. Phys. Lett.* **31** 030502
- [2] Duan W L, Long F and Li C 2014 *Physica A* **401** 52
- [3] Wang K K and Liu X B 2014 *Chin. Phys. B* **23** 010502
- [4] Murali K, Sinha S, Ditto W L and Bulsara A R 2009 *Phys. Rev. Lett.* **102** 104101
- [5] Murali K, Rajamohamed I, Sinha S, Ditto W L and Bulsara A R 2009 *Appl. Phys. Lett.* **95** 194102
- [6] Worschech L, Hartmann F, Kim T Y, Höfling S, Kamp M, Forchel A, Ahopelto J, Neri I, Dari A and Gammaitoni L 2010 *Appl. Phys. Lett.* **96** 042112

- [7] Gupta A, Sohane A, Kohar V, Murali K and Sinha S 2011 *Phys. Rev. E* **84** 055201
- [8] Zamora-Munt J and Masoller C 2010 *Opt. Express* **18** 16418
- [9] Singh K P and Sinha S 2011 *Phys. Rev. E* **83** 046219
- [10] Guerra D N, Bulsara A R, Ditto W L, Sinha S, Murali K and Mohanty P 2010 *Nano Lett.* **10** 1168
- [11] Sinha S, Cruz J M, Buhse T and Parmananda P 2009 *EPL Europhys. Lett.* **86** 60003
- [12] Dari A, Kia B, Bulsara A R and Ditto W L 2011 *Chaos Interdiscip. J. Nonlinear Sci.* **21** 047521
- [13] Dari A, Kia B, Bulsara A R and Ditto W L 2011 *EPL Europhys. Lett.* **93** 18001
- [14] Zhang H, Yang T, Xu W and Xu Y, 2014 *Nonlinear Dyn.* **76** 649
- [15] Zhang L, Song A G and He J 2010 *Phys. Rev. E* **82** 051106
- [16] Zhang L, Song A G and He J 2011 *Eur. Phys. J. B* **80** 147
- [17] Storni R, Ando H, Aihara K, Murali K and Sinha S 2012 *Phys. Lett. A* **376** 930
- [18] Bulsara A R, Dari A, Ditto W L, Murali K and Sinha S 2010 *Chem. Phys.* **375** 424
- [19] Kohar V, Murali K, and Sinha S 2014 *Commun. Nonlinear Sci. Numer. Simul.* **19** 2866
- [20] Wang N and Song A G 2014 *Phys. Lett. A* **378** 1588
- [21] Wang N and Song A G 2015 *Neurocomputing* **155** 80
- [22] Wu H, Jiang H and Hou Z 2012 *Chin. J. Chem. Phys.* **25** 70
- [23] Yang D X, Hu Z and Yang Y M 2012 *Acta Phys. Sin.* **61** 080501 (in Chinese)
- [24] McNamara B and Wiesenfeld K 1989 *Phys. Rev. A* **39** 4854